FE Engineer

Summary

Apple creates innovative products and experiences through the collaboration of extraordinary people and diverse ideas. The FE Engineer will define design microarchitecture, develop and own RTL designs, integrate IP and memory components, complete front-end synthesis and static timing analysis, and optimize power and performance. The role also involves collaborating across multidisciplinary teams to deliver high-quality designs on schedule.

Responsibilities

• Work with leads and architecture teams to define the design microarchitecture
• Develop RTL design of one or more blocks following established design guidelines based on microarchitecture spec
• Own all aspects of RTL development design
• Work and collaborate with other designers in the group to deliver results
• Integrate common/shared IP blocks and optimize memories/hard macros required for the block
• Complete front-end synthesis/STA to ensure timing for the block is met
• Optimize power/performance
• Collaborate with multi-disciplinary groups to make sure designs are delivered on time and of the highest quality by incorporating proper checks at every stage of the design process

Skills

• Master's degree or foreign equivalent in Electrical Engineering or related field and 2 years of experience in the job offered or related occupation
• 2 years of experience with each of the following skills is required:
• Utilizing System Verilog or Verilog to write RTL for CPU-based SoCs
• Utilizing CDC tools/techniques and knowledge of multiple clock domains to fix the issues
• Experience in RTL Design with AMBA protocols, such as AHB
• Utilizing industry standard simulation tools to verify and debug functional behavior of an SoC or IP block-level design
• Configuring and integrating digital and analog IPs into an SoC/sub-system
• Analyzing timing and resolving timing violations at digital-analog interfaces
• Utilizing LINT tools to ensure RTL coding meets industry guidelines
• Validating and debugging system silicon functionality during chip bring-up

Qualifications

Must Haves

• Master's degree or foreign equivalent in Electrical Engineering or related field and 2 years of experience in the job offered or related occupation
• 2 years of experience with each of the following skills is required:
• Utilizing System Verilog or Verilog to write RTL for CPU-based SoCs
• Utilizing CDC tools/techniques and knowledge of multiple clock domains to fix the issues
• Experience in RTL Design with AMBA protocols, such as AHB
• Utilizing industry standard simulation tools to verify and debug functional behavior of an SoC or IP block-level design
• Configuring and integrating digital and analog IPs into an SoC/sub-system
• Analyzing timing and resolving timing violations at digital-analog interfaces
• Utilizing LINT tools to ensure RTL coding meets industry guidelines
• Validating and debugging system silicon functionality during chip bring-up

Benefits

• Opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs
• Eligible for discretionary restricted stock unit awards
• Ability to purchase Apple stock at a discount through Apple’s Employee Stock Purchase Plan, if voluntarily participating
• Comprehensive medical and dental coverage
• Retirement benefits
• A range of discounted products and free services
• For formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition
• This role might be eligible for discretionary bonuses or commission payments as well as relocation