Dice
Posted 46 days agoVerified live 1d ago
ASIC Timing and Methodology Engineer
Brief overview
Remote
UndergradOr in progress
Static Timing Analysis (STA)Timing ClosureASIC Timing Sign-OffSPICE SimulationPrimeTime-SITempusTiming ConstraintsRTL-to-GDS Design FlowPythonPerlTclC/C++
About the company
Dicedice.com
Dice is the go-to career marketplace for tech professionals.
Job description
Summary
Qualcomm is seeking an ASIC Timing and Methodology Engineer to support innovative SoC products across mobile, compute, automotive, and IoT markets. The role focuses on timing analysis, timing closure, STA methodology, sign-off, flow development, and validation across advanced process technologies.
Responsibilities
- The candidate will work with best-in-class methodologies, tools and technology to design innovative SOC products at the block/IP-level and at system-level in 5nm, 4nm and beyond (process technologies)
- You will be working with physical design team (and other teams) on timing closure, CAD teams, IP teams and Design Technology Teams for flow scripts/tools development and validation
- Responsible for Spice simulations (Hspice/Finesim/AFS/Spectre/Infinisim) for PVT corners validation and STA vs spice correlation. Timing package validation across advanced process technologies using PT/PT-SI and Tempus
- You will facilitate and drive STA methodology for Qualcomm using PT-SI, Tempus and best in class timing ECO tools . Work on timing sign off specification for different projects and support timing sign off for complex SOC's. Hands on contribution for STA timing sign off
- A timing Engineer should be able to understand all kind of intricate timing paths (digital, analog, mixed signal), timing constraints and provide solutions if required. Good understanding of RTL to GDS digital flow. Knowledge of DC/DCT/DCG/GenOasis, ICC2/Fusion/InnovAprisa, RedHawk/SeaHawk/Voltus is a plus
- You should have good execution knowledge
- Your contribution should improve timing convergence process across the company, design PPA, yield and support new advanced process technologies bring-up from pdk to vlsi design production
- You should have good programming skills Python, Perl, TCL, Unix shell , C/C++
- ML modeling experience is a plus
Skills
- Bachelor's degree in Science, Engineering, or related field
Qualifications
Must Haves
- Bachelor's degree in Science, Engineering, or related field
More jobs like this
